

VLSID 2019 Preliminary Technical Program

The nine best paper candidates are marked with [BPC]

Day 1 – January 7, 2019 (Monday)		
Track A	Track B	Track C
Registration		
Inauguration Ceremony		
Keynote 1		
Keynote 2		
Break		
Track 1A: Embedded Systems – I Session Chair: Prof. Aviral Shrivastava, Arizona State Univ.	Track 1B: Analog/Mixed Signal – I Session Chair: Prof. Mukul Sarkar, IIT Delhi	Track 1C: Digital Design – I Session Chair: Sourav Roy, NXP
[BPC] <i>Synthesizing Performance-aware (m,k)-firm Control Execution Patterns under Dropped Samples</i> Sumana Ghosh, Dey Soumyajit and Pallab Dasgupta	[BPC] <i>Ultra Low Energy Reduced Switching DAC for SAR ADC</i> Japesh Vohra and Vinayak Gopal Hande	[BPC] <i>Low-Complexity Continuous-Flow Memory-Based FFT Architectures for Real-Valued Signals</i> Jinti Hazarika, Mohd Tasleem Khan and Rafi Ahamed
[BPC] <i>Write Variation Aware Non-Volatile Buffers for On-Chip Interconnects</i> Khushboo Rani and Hemangee Kapoor	<i>Energy Efficient Bidirectional Equalized Transceiver with PVT Insensitive Active Termination</i> Antroy Roy Chowdhury, Nijwm Wary and Pradip Mandal	<i>Reducing the Overhead of Stochastic Number Generators Without Increasing Error</i> Yudai Sakamoto and Shigeru Yamashita
<i>Performance Enhancement of Caches in TCMPs using Near Vicinity Prefetcher</i> Dipika Deb, John Jose and Maurizio Palesi	<i>A Current Efficient Output Capacitor-Less LDO Regulator with Auto-Low Power Mode and Feed-forward Compensation</i> Abirmoya Santra and Qadeer Khan	<i>Low Complexity & Improved Efficiency of Encoded Data Using Peres Half Adder in BWA with Testable Feature</i> Tripti Nirmalkar, Deepti Kanoujia and Kshitiz Varma
<i>EdgeCoolingMode: An Agent Based Thermal Management Mechanism for DVFS Enabled Heterogeneous MPSoCs</i> Somdip Dey, Enrique Zaragoza Guajardo, Karunakar Reddy Basireddy, Xiaohang Wang, Amit Kumar Singh and Klaus McDonald-Maier	<i>MOS Varactor RO architectures in Near Threshold Regime using Forward Body Biasing techniques</i> Lalit Dani, Neeraj Mishra and Anand Bulusu	<i>A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-design</i> Farhad Merchant, Tarun Vatwani, Anupam Chattopadhyay, Somyendu Raha, S K Nandy, Ranjani Narayan and Rainer Leupers
LUNCH [1:00 – 2:00 pm]		
Keynote 3		
Panel		
Break		

Track 2A: Security – I Session Chair: Prof. Debdeep Mukhopadhyay, IIT Kharagpur	Track 2B: Test and Validation – I Session Chair: Prof. Masahiro Fujita, University of Tokyo	Track 2C: RF Design Session Chair: Prof. Tarun Bhattacharyya, IIT Kharagpur
[BPC] <i>A State Encoding Methodology for Side-Channel Security vs. Power Trade-off Exploration</i> Richa Agrawal, Mike Borowczak and Ranga Vemuri	[BPC] <i>A Binary Decision Diagram Approach to On-line Testing of Asynchronous Circuits</i> Pradip Biswal and Santosh Biswas	[BPC] <i>Analysis and Design of Low Phase Noise LC Oscillator for Sub-mW PLL-Free Biomedical Receivers</i> Abhishek Srivastava and Maryam Shojaei Baghini
<i>An Efficient Memory Zeroization Technique Under Side-Channel Attacks</i> Ankush Shrivastava and Prokash Ghosh	<i>RTL Test Generation on Multi-Core and Many-Core Architectures</i> Aravind Krishnan Varadarajan and Michael Hsiao	<i>A 19.3-24.8 GHz Dual-Slope VCO in 65-nm CMOS for Automotive Radar Applications</i> Vipul Jain, Saurabh Kumar Gupta, Vishal Khatri and Gaurab Banerjee
<i>Two-Pattern Delta-IDDQ Test for Recycled IC Detection</i> Prattay Chowdhury, Ujjwal Guin, Adit Singh and Vishwani Agrawal	<i>On-chip MISR compaction technique to reduce diagnostic effort and test time</i> Jaidev Shenoy, Virendra Singh, Kelly Ockunzzi and Kushal Kamal	<i>IIP3 Improvement in Subthreshold LNAs using Modified Derivative Superposition Technique for IoT Applications</i> Anant Rungta and Kavindra Kandpal
<i>Parallelization of brute-force attack on MD5 hash algorithm in FPGA</i> Maruthi Gillela, Vaclav Prenosil and Venkat Reddy Ginjala	<i>RSBST: A Rapid Software-based Self-test Methodology for Processor Testing</i> VM Suryasarman, Santosh Biswas and Aryabartta Sahu	<i>Enhanced IIP2 Chopper Stabilized Direct Conversion Mixer Architecture</i> Rohit Rothe and Rajesh Zele

Day 2 – January 8, 2019 (Tuesday)		
Track A	Track B	Track C
Registration		
Keynote 4		
Keynote 5		
Break		
Track 3A: Power and Energy – I Session Chair: Prof. Aryabartta Sahu, IIT Guwahati	Track 3B: CMOS Devices Session Chair: Prof. Sudeb Dasgupta, IIT Roorkee	Track 3C: Emerging Tech – I Session Chair: Prof. Rajat Pal, University of Calcutta
[BPC] <i>Power and Area Efficient Approximate Heterogeneous 8T SRAM for Multimedia Applications</i> Pramod Kumar Bharti, Neelam Surana and Joycee Mekie	[BPC] <i>An Unified Charge Centroid Model for Silicon and Low Effective Mass III-V Channel Double Gate MOS Transistors</i> Amratansh Gupta, Mohit	<i>Modelling and fabrication of mixing in low-cost passive PDMS micromixers</i> T Pravinraj and Rajendra Patrikar

	Ganeriwala and Nihar Mohapatra	
<i>Ultra Low Power Digital Front-End for Single Lead ECG Acquisition</i> Sanket Thakkar and Biswajit Mishra	<i>Optimization of Multiple Physical Phenomena through a Universal Metric in Junctionless Transistors</i> Manish Gupta and Abhinav Kranti	<i>Design of Continuous-Flow Lab-on-Chip with 3D Microfluidic Network for Sample Preparation</i> Tapalina Banerjee, Sudip Poddar, Sarmishtha Ghoshal and Bhargab Bhattacharya
<i>Scheduling of Dual Supercapacitor for Longer Battery Lifetime in Systems with Power Gating</i> Sumanta Pyne	<i>Delay Skew Reduction in IO Glitch Filter</i> Kiran Gopal and Avanish K	<i>Security Assessment of Microfluidic Fully-Programmable-Valve-Array Biochips</i> Mohammed Shayan, Sukanta Bhattacharjee, Yong-Ak Song, Krishnendu Chakrabarty and Ramesh Karri
<i>An Energy Efficient In-Memory Computing Machine-Learning Classifier Scheme</i> Shixiong Jiang, Sheena Priya, Naveena Elango, James Clay and Ramalingam Sridhar	<i>Insights on anisotropic dissipative quantum transport in n-type Phosphorene MOSFET</i> Madhuchhanda Brahma, Arnab Kabiraj and Santanu Mahapatra	<i>Improved Look-ahead Approaches for Nearest Neighbor Synthesis of 1D Quantum Circuits</i> Anirban Bhattacharjee, Chandan Bandyopadhyay, Robert Wille, Rolf Drechsler and Hafizur Rahaman
Break		
Track 4A: Intelligence on Silicon Session Chair: Dr. Manish Sharma, Samsung	Track 4B: Design Automation Session Chair: Prof. Susmita Sur-Kolay, ISI Kolkata	Track 4C: Embedded Systems – II Session Chair: Prof. Anshul Kumar, IIT Delhi
<i>UniWiG: Unified Winograd-GEMM Architecture for Accelerating CNN on FPGAs</i> Kala S, Jimson Mathew, Babita Jose and Nalesh S	<i>RiverOpt: A Multiobjective Optimization Framework based on Modified River Formation Dynamics Heuristic</i> Satyabrata Dash, Sukanta Dey, Anish J. Augustine, Rudra Sankar Dhar, Jan Pidanič, Zdeněk Němec and Prof. Gaurav Trivedi	<i>Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM based FPGA</i> Swagata Mandal, Sreetama Sarkar, Wong Ming Ming, Anupam Chattopadhyay and Amlan Chakrabarti
<i>The Ramifications of Making Deep Neural Networks Compact</i> Nandan Kumar Jha, Sparsh Mittal and Govardhan Mattela	<i>Structural and Behavioural Facets of Digital Microfluidic Biochips with Hexagonal-Electrode-based Array</i> Amartya Dutta, Riya Majumder, Debasis Dhal and Rajat Kumar Pal	<i>Multidimensional Grid Aware Address Prediction for GPGPU</i> Shivani Tripathy, Debiprasanna Sahoo and Manoranjan Satpathy
<i>Machine Learning based Power Efficient Approximate 4:2 Compressors for Imprecise Multipliers</i> Ravindra JVR and Lavanya Maddisetty	<i>Parasitic-Aware Automatic Analog CMOS Circuit Design Environment</i> Subhash Patel and Rajesh Thakker	<i>Efficient Heap Data Management on Software Managed Manycore Architectures</i> Jing Lu, Jinn-Pean Lin and Aviral Shrivastava
<i>MAVI: Mobility Assistant for Visually</i>	<i>Ultra Low Power Low Frequency</i>	<i>In situ Latency Monitoring for</i>

<p><i>Impaired Using Deep Learning and Cloud Services</i></p> <p>Rajesh Kedia, Anupam Sobti, Mukund Rungta, Sarvesh Chandoliya, Akhil Soni, Anil Kumar Meena, Chrystle Myrna Lobo, Richa Verma, M. Balakrishnan and Chetan Arora</p>	<p><i>On-Chip Oscillator for Elapsed Time Counter</i></p> <p>Sachin Kalburgi, Deven Gupta, Sampath Holi, Rohit Shetty, Shripad Annigeri, Sujata Kotabagi, Shraddha Hiremath, Dr. Saroja Siddamal and Dr. Nalini Iyer</p>	<p><i>Heterogeneous Real-time Systems</i></p> <p>Martin Geier, Tobias Burghart, Martin Hackl and Samarjit Chakraborty</p>
Lunch [1:00 – 2:00 pm]		
Keynote 6		
Panel		
Tea Break		
<p>Track 4C: IoT and CPS</p> <p>Session Chair: Dr. Kaushik Saha, Samsung</p>	<p>Track 5B: Analog/Mixed-Signal– II</p> <p>Session Chair: Prof. Qadeer Khan, IIT Madras</p>	<p>Track 5C: Digital Design – II</p> <p>Session Chair: Prof. Anupam Chattopadhyay, NTU, Singapore</p>
<p><i>Investigation of Unified emerging-NVM SoC Architecture for IoT-WSN Applications</i></p> <p>Vivek Parmar, Swatilekha Majumdar, Preeti Ranjan Panda and Manan Suri</p>	<p><i>A Mismatch Resilient 16-bit 20 MS/s Pipelined ADC</i></p> <p>Satyajit Mohapatra, Dr. Hari Shanker Gupta, Nihar Mohapatra, Sanjeev Mehta, Arup Roy Chowdhury and Nisha Pandya</p>	<p><i>High-Throughput and High-Speed Polar-Decoder VLSI-Architecture for 5G New Radio</i></p> <p>Rahul Shrestha, Pooja Bansal and Srikant Srinivasan</p>
<p><i>A 75-μW 2.4 GHz Wake-up Receiver in 65-nm CMOS for Neonatal Healthcare Application</i></p> <p>Kundan Kumar, Raghunath K P, Akshay Muraleedharan, Javed S Gaggatur and Gaurab Banerjee</p>	<p><i>Large dynamic range Readout Integrated Circuit for Infrared Detectors</i></p> <p>Dr. Hari Shanker Gupta, Dinesh K Shrama, Maryam Shojaei Baghini, A S Kiran Kumar, Sanjeev mehta and Arup Roy Chowdhury</p>	<p><i>VLSI Architectures for Jacobi Symbol Computation</i></p> <p>Ayan Palchoudhuri and Anindya Sundar Dhar</p>
<p><i>Perturbation based Workload Augmentation for Comprehensive Functional Safety Analysis</i></p> <p>Prasanth V, Rubin Parekhji and Bharadwaj Amrutur</p>	<p><i>Current DAC based -40dB PSRR Configurable Output LDO in BCD Technology</i></p> <p>Vivek Tyagi, Vikas Rana, Laura CAPECCHI, Marcella CARISSIMI, Riccardo ZURLA and Marco Pasotti</p>	<p><i>Soft Error Resilient and Energy Efficient Dual Modular TSPC Flip-Flop</i></p> <p>Shubhanshu Gupta and Joyce Mekie</p>
<p><i>A Double Pumped Single-line-cache SRAM Architecture for Ultra-low Energy IoT and Machine Learning Applications</i></p> <p>Arijit Banerjee and Benton H. Calhoun</p>	<p><i>Modeling and Characterization of VBUS Power Discharge for Embedded Superspeed USB Host/Devices</i></p> <p>Maneesh Pandey, Mohit Goyal, Parul Kumar Sharma and Rohit Sharma</p>	<p><i>k-core: Hardware Accelerator for k-mer Generation and Counting used in computational genomics</i></p> <p>Simmi M Bose, Varsha S Lalapura, S Saravanan and Madhura Purnaprajna</p>
Awards and Cultural Program		
Banquet Dinner		

Day 3 – January 9, 2019 (Wednesday)

Track A	Track B	Track C
Registration		
Keynote 7		
Keynote 8		
Break		
Track 6A: Security – II Session Chair: TBD	Track 6B: Test and Validation - II Session Chair: TBD	Track 6C: Emerging Tech – II Session Chair: TBD
<i>Novel Randomized & biased Placement For FPGA Based Robust Random Number Generator with Enhanced Uniqueness</i> Arjun Chauhan, Vineet Sahula and Atanendu Mandal	<i>Improving Performance of Path Based Equivalence Checker using Counter-example</i> Ramanuj Chouksey, Chandan Karfa and Purandar Bhaduri	<i>An Efficient Design Approach for Implementation of 2 bit Ternary Flash ADC Using Optimized Complementary TFET Devices</i> Sanjay Vidhyadharan, Abhay SV, Ramakant ., A.Krishna Shyam, Mohit P Hirpara, Tanmay Chaudhary and Surya Shankar Dan
<i>SoCINT: Resilient System-on-Chip via Dynamic Intrusion Detection</i> Amr Sayed Ahmed, Jawad Haj-Yahya and Anupam Chattopadhyay	<i>Selective Sensitization of Useless Sneak-Paths for Test Optimization in Memristor-Arrays</i> Manobendra Nath Mondal, Susmita SurKolay and Bhargab Bhattacharya	<i>Novel Low and High Threshold TFET Based NTI and PTI Cells Benchmarked With Standard 45 nm CMOS Technology for Ternary Logic Applications</i> Ramakant ., Sanjay Vidhyadharan, A. Krishna Shyam, Mohit Hirpara, Tanmay Chaudhary and Surya Shankar Dan
<i>Linear Approximation and Differential Attacks on Logic Locking Techniques</i> Ghanshyam Bairwa, Souvik Mandal, Tatavarthy Venkat Nikhil and Bodhisatwa Mazumdar	<i>A Methodology for SAT-based Electrical Error Debugging during Post-silicon Validation</i> Binod Kumar, Masahiro Fujita and Virendra Singh	<i>A Capacity-Aware Wash Optimization for Contamination Removal in Programmable Microfluidic Biochip Devices</i> Piyali Datta, Arpan Chakraborty and Rajat Kumar Pal
<i>Efficient Post-Silicon Validation of Network-on-Chip using Wireless Links</i> Sidhartha Sankar Rout, Kanad Basu and Sujay Deb	<i>Test Configuration Generation for different FPGA Architectures for Application Independent Testing</i> Shukla Banik, Suchismita Roy and Bibhash Sen	<i>Optimizing Quantum Circuits for Modular Exponentiation</i> Rakesh Das, Anupam Chattopadhyay and Hafizur Rahaman
Break		
Track 7A: Embedded Systems - III Session Chair: Prof. Sharad Sinha, IIT Goa	Track 7B: Digital Design – III Session Chair: Prof. Hafizur Rahaman, IEST, Shibpur	Track 7C: Power and Energy - II Session Chair: Arun Joseph, IBM
<i>Write Variation aware Cache Partitioning for improved lifetime in Non-Volatile Caches</i>	<i>Design and Physical Implementation of Array Signal Processor ASIC for Sector Imaging</i>	<i>Heterogeneity Aware Power Abstraction for Hierarchical Power Analysis</i>

Arijit Nath and Hemangee Kapoor	Systems Jayaraj Kidav, Dr. N M Sivamangai, Dr. Perumal M Pillai and Sreejeesh S G	Arun Joseph, Spandana Rachamalla, Shashidhar Reddy and Nagu Dhanwada
<i>Applying Modified Householder Transform to Kalman Filter</i> Farhad Merchant, Tarun Vatwani, Anupam Chattopadhyay, Somyendu Raha, S K Nandy, Ranjani Narayan and Rainer Leupers	<i>Low Power Design Technique in Passive Tag to Reduce the EMD Noise for Reliable Communication with Reader</i> Shankar Joshi, Rahul Pathak and Raghavendra Kongari	<i>HEART: A Heterogeneous Energy-Aware Real-Time scheduler</i> Sanjay Moulik, RAJESH DEVARAJ and Arnab Sarkar
<i>Area efficient & High performance Word line Segmented architecture in 7nm FinFET SRAM compiler</i> Vinay Kumar, Neeraj Kapoor, Sudhir Kumar, Monila Juneja and Amit Khanuja	<i>Allowing Switching off Periphery Voltage Island Instead of Doing it per Instance Through Periphery VDD Collapse in SRAMs</i> Krashna Nand Mishra, Ruchin Jain, Shailendra Sharad and Ravindra Shrivastava	<i>Adaptive Fractional Open Circuit Voltage Method for Maximum Power Point Tracking in a Photovoltaic Panel</i> Shubham Negi, Ashis Maity, mrigank sh and Amit Patra
<i>Design of an optimized CMOS ELM accelerator</i> Manoj Sharma, Umesh Lohani, Vivek Parmar and Manan Suri	<i>Majority Logic: Prime Implicants and n-input Majority Term Equivalence</i> Rajeswari Devadoss, Kolin Paul and M. Balakrishnan	<i>Energy Efficient Power Distribution on Many-Core SoC</i> Mustafa Shihab and Vishwani Agrawal
Lunch [1:00 – 2:00 pm]		
Keynote 9		
Panel		
Tea Break		
Interactive Presentation (IP) Poster Session [4:30 – 6:00 pm]		
<i>Current Collapse reduction technique using N-doped buffer layer into the bulk region of a Gate Injection Transistor</i> Koushik Bharadwaj, Ashok Ray, Sushanta Bordoloi, Pratima Agarwal and Prof. Gaurav Trivedi		
<i>Design and analysis of a minimally invasive and ECG controlled Ventricular Assistive Device</i> Prajwal Sharma, Prashanthi K, Vinay Chandrashekar, Krishna Nagaraja, Vikas Vazhiyal and Madhav Rao		
<i>A simple Synthesis Process for Combinational QCA Circuits: QSynthesizer</i> Vaishali Dhare and Usha Mehta		
<i>Mapping of Boolean Logic Functions onto 3D Memristor Crossbar</i> Naveen Murali G., P. Satya Vardhan, F Lalchandama, Kamalika Datta and Indranil Sengupta		
<i>Stability Analysis of SRAM designed using In_{0.53}Ga_{0.47}As nFinFET with underlap region</i> JAY PATHAK and Anand Darji		
<i>Neuromorphic Circuits on FDSOI Technology for Computer Vision Applications</i> Dinesh Rajasekharan, Amit Ranjan Trivedi and Yogesh Chauhan		
<i>Reconfigurable Digital Logic Gate based on Neuromorphic Approach</i>		

Navin Singhal, M Santosh and S.C. Bose
<i>Realizing Boolean functions using Probabilistic Spin Logic (PSL)</i> Vaibhav Agarwal and Sneha Saurabh
<i>Comparative Study of Analog Matching Structures in 28FDSOI</i> VARUN KUMAR DWIVEDI, Meenakshi Didharia, Madhvi Sharma and Manoj Kumar Sharma
<i>A Model of Spurs for $\Delta\Sigma$ Fractional PLLs</i> Debdut Biswas and Tarun Kanti Bhattacharyya
<i>Exploiting Negative Control Lines and Nearest neighbor for Improved Comparator Design</i> Tathagato Bose, Kamalika Datta and Indranil Sengupta
<i>Intelligent Scheduling of Smart Appliances in Energy Efficient Buildings: A Practical Approach</i> Nilotpal Chakraborty, Arijit Mondal and Samrat Mondal
<i>Design and Implementation of Threshold Logic Functions using Memristors</i> Yaswanth Krishna Yadav Danaboina, Pravanjan Samanta, Kamalika Datta, Indrajit Chakrabarti and Indranil Sengupta
<i>A Transimpedance Amplifier with Improved PSRR at High Frequencies for EMI Robustness</i> Sana Mujeeb and Krishna Kanth Gowri Avalur
<i>On chip RF to DC power converter for biomedical applications</i> Harshal Chapade and Rajesh Zele
<i>Energy Efficient Communication with Lossless Data Encoding for Swarm Robot Coordination</i> Karthik Narayanan, Vinayak Honkote, Dibyendu Ghosh and Swamy Baldev
<i>Multi-Application based Network-on-Chip Design for Mesh-of-Tree topology using Global Mapping and Reconfigurable Architecture</i> Monil Shah, Mohit Upadhyay, Veda Bhanu and Soumya J
<i>Extending STL basic operators used in 3GPP codecs to leverage features of modern DSP architectures</i> Ajay Homkar, Satish Patil, Lukman Rahumathulla, Raj Pawate and Sachin Ghanekar
<i>A Machine Learning Based Approach to Predict Power Efficiency of S-boxes</i> Rajat Sadhukhan, Nilanjan Datta and Debdeep Mukhopadhyay
<i>RF and RFID based Object Identification and Navigation system for the Visually Impaired</i> Gaurav Mishra, Urvi Ahluwalia, Karan Praharaj and Shreyangi Prasad
<i>Design and Implementation of Low-power High-throughput PRNGs for Security Applications</i> Bikram Paul, Apratim Khobragade, Javvaji Soumith, Sushree Sila P. Goswami, Sunil Dutt and Gaurav Trivedi
<i>Hardware Trojan Detection by Stimulating Transitions in Rare Nets</i> Tapobrata Dhar, Surajit Kumar Roy and Chandan Giri
<i>An Enhanced Artificial Bee Colony Algorithm and Automatic Analog CMOS Circuit Design</i> Subhash Patel and Rajesh Thakker
<i>Continuous Transparent Mobile Device Touchscreen Soft Keyboard Biometric Authentication</i> Timothy Dee, Ian Richardson and Akhilesh Tyagi
<i>Design of a Charge Sensitive Amplifier for Silicon Particle Detector in BCD 180 nm Process</i>

Hitesh Shrimali, Ashish Joshi, Indu Yadav, Ettore Ruscino, Valentino Liberali and Attilio Andrezza

WCET-Aware Stack Frame Management of Embedded Systems using Scratchpad Memories
Yooseong Kim, Mohammad Khayatian and Aviral Shrivastava

Self-Organizing Maps-based Flexible and High-Speed Packet Classification in Software Defined Networking
Shih-Chang Hung, Nick Iliev, Balajee Vamanan and Amit Ranjan Trivedi

A 0.8V VMIN Ultra-Low Leakage High Density 6T SRAM in 40nm CMOS Technology using Repeated-Pulse Wordline Suppression Scheme
Ashish Kumar, Mohammad Aftab Alam and Gangaikondam Visweswaran

Tea and Wrap Up